Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple entry wavetable address cache to reduce accesses over a PCI bus

Multiple entry wavetable address cache to reduce accesses over a PCI bus

US Patent 6047365 · Granted Apr 4, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test system with localized heating and method of manufacture thereof2016
Laser turn-on accelerator independent of bias control loop bandwidth2011
Address generation method for combining multiple selection results2010
Laser turn-on accelerator independent of bias control loop bandwidth2009
Adaptive decoder for decoding an asynchronous data stream2009
Input/output circuit for handling unconnected I/O pads2009
Laser controller integrated circuit including variable resolution data processin2009
Automatic control of laser diode current and optical power output2008
Numerical value conversion using a saturation limited arithmetic logic unit supp2008
Numerical value conversion using a look-up table for coefficient storage2008
Power saving method in an integrated circuit programming and control circuit2007
Input/output circuit for handling unconnected I/O pads2007