Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory control device, with a common synchronous interface coupled thereto, for accessing asynchronous memory devices and different synchronous devices

Memory control device, with a common synchronous interface coupled thereto, for accessing asynchronous memory devices and different synchronous devices

US Patent 6047361 · Granted Apr 4, 2000

Estimated economic value: $49,141,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device and control method for controlling memory device2025
Memory circuit and cache circuit configuration2024
Integrated circuit with radio frequency interconnect2024
Coaxial through via with novel high isolation cross coupling method for 3D integ2024
Integrated antenna on interposer substrate2023
Memory circuit and cache circuit configuration2023
Coaxial through via with novel high isolation cross coupling method for 3D integ2023
Integrated circuit with radio frequency interconnect2023
Communication system and method of data communications2022
Systems and methods for die-to-die communication2022
Channel loss compensation circuits2022
Memory circuit and cache circuit configuration2022