Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed method for maintaining cache coherency in a multi-level, set associative cache hierarchy

High speed method for maintaining cache coherency in a multi-level, set associative cache hierarchy

US Patent 6047357 · Granted Apr 4, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Instruction set architecture for a vector computational unit2025
System and method for handling errors in a vehicle neural network processor2025
Systems and methods for hardware-based pooling2025
Computational array microprocessor system using non-consecutive data formatting2025
Vector computational unit2024
Computational array microprocessor system with hardware arbiter managing memory 2024
Region based directory scheme to adapt to large cache sizes2023
Instruction set architecture for a vector computational unit2023
System and method for handling errors in a vehicle neural network processor2023
Accelerated mathematical engine2023
Computational array microprocessor system using non-consecutive data formatting2023
Vector computational unit receiving data elements in parallel from a last row of2023