Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and integrated circuit structure for preventing latch-up in CMOS integrated circuit devices

Method and integrated circuit structure for preventing latch-up in CMOS integrated circuit devices

US Patent 6043542 · Granted Mar 28, 2000

Estimated economic value: $26,619,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Repair techniques for coupled memory dies2025
Protected regions management of memory2025
Memory module multiple port buffer techniques2025
Memory device interface and method2025
Memory device interface and method2025
Memory with parallel main and test interfaces2025
Buffer configurations for communications between memory dies and a host device2024
Memory device interface and method2024
Neuromorphic memory device and method2024
Memory expansion card2024
Memory device protection2024
Multi-purpose signaling for a memory system2024