Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for maintaining coherency for data transaction of CPU and bus device utilizing selective flushing mechanism

Method and apparatus for maintaining coherency for data transaction of CPU and bus device utilizing selective flushing mechanism

US Patent 6021473 · Granted Feb 1, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Aeolian anti-viral ultra-violet system for fluidic purification2025
Door closer diagnostics system2023
Estimating an error rate associated with memory2022
Door closer diagnostics system2021
High throughput bit correction of data inside a word buffer for a product code d2020
Updating reliability data2020
Estimating an error rate associated with memory2020
Progressive effort decoder architecture2019
Area efficient implementation of a product code error correcting code decoder2019
Apparatuses and methods for layer-by-layer error correction2019
Updating reliability data2019
System and method for generating cross-core breakpoints in a multi-core microcon2018