Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing a thin film transistor with reduced parasitic capacitance and reduced feed-through voltage

Method of manufacturing a thin film transistor with reduced parasitic capacitance and reduced feed-through voltage

US Patent 6020223 · Granted Feb 1, 2000

Estimated economic value: $11,759,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-part sensing electrode connector2025
Organic electroluminescent devices2025
Organic electroluminescent devices2025
Low power consumption OLED display2025
Integrated photovoltaic window and light source2025
Organic electroluminescent devices2025
Stress engineered microspring for cryogenic superconducting circuits2025
Display correction scheme using an under-display camera2025
Flow cell and biochemical substance reaction device using the flow cell2025
Organic electroluminescent devices2025
Organic electroluminescent devices2025
Means to reduce OLED transient response2024