Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming a polysilicon/amorphous silicon composite gate electrode

Method for forming a polysilicon/amorphous silicon composite gate electrode

US Patent 6017819 · Granted Jan 25, 2000

Estimated economic value: $365,842,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-voltage transistor with self-aligned isolation2025
Adjacent gate-all-around integrated circuit structures having non-merged epitaxi2025
Non-planar I/O and logic semiconductor devices having different workfunction on 2025
High voltage three-dimensional devices having dielectric liners2024
Dual threshold voltage (VT) channel devices and their methods of fabrication2024
High voltage three-dimensional devices having dielectric liners2024
Semiconductor device having metal interconnects with different thicknesses2023
Non-planar I/O and logic semiconductor devices having different workfunction on 2023
Variable pitch and stack height for high performance interconnects2023
Dielectric and isolation lower fin material for fin-based electronics2023
Harvesting energy in an integrated circuit using the seebeck effect2023
Methods of integrating multiple gate dielectric transistors on a tri-gate (FINFE2023