Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for maintaining cache coherency in an integrated circuit operating in a low power state

Method and apparatus for maintaining cache coherency in an integrated circuit operating in a low power state

US Patent 6014751 · Granted Jan 11, 2000

Estimated economic value: $302,834,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device having a 2-D material layer including a channel region and 2024
Vehicle driveline component with weldment having air pocket configured to shift 2024
Frame assembly, backlight module, and display device2023
Vehicle driveline component having housing assembly with slugs for inhibiting re2023
Non main CPU/OS based operational environment2018
Hybrid graphics display power management2018
Apparatus for cooling a computer2017
Axle assembly with carrier housing having increased strength and reduced mass2016
Dynamic core swapping2016
Dynamic core swapping2016
Non main CPU/OS based operational environment2016
Carrier housing2016