Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method for the erasure of a non-volatile and electrically erasable memory

Circuit and method for the erasure of a non-volatile and electrically erasable memory

US Patent 6011724 · Granted Jan 4, 2000

Estimated economic value: $52,903,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for detecting potentially suspicious operation of an electronic device an2014
Serial memory comprising means for protecting an extended memory array during a 2010
Method for programming memory cells including transconductance degradation detec2008
Method and apparatus for a continuous read command in an extended memory array2008
Method and apparatus for a continuous read command in an extended memory array2008
Serial memory comprising means for protecting an extended memory array during a 2007
Method for programming memory cells including transconductance degradation detec2007
Word-programmable flash memory2006
Memory circuit with non-volatile identification memory and associated method2006
Flash memory comprising means for checking and refreshing memory cells in the er2006
Negative voltage word line decoder, having compact terminating elements2006
Sectored flash memory comprising means for controlling and for refreshing memory2005