Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and circuit for trimming the internal timing conditions of a semiconductor memory device

Method and circuit for trimming the internal timing conditions of a semiconductor memory device

US Patent 6009041 · Granted Dec 28, 1999

Estimated economic value: $104,577,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Connectors for peritoneal dialysis2025
Mold for hot forming of sheet materials2025
Data memory access collision manager, device and method2024
Driver circuit, corresponding device and method of operation2023
Driver circuit, corresponding device and method of operation2022
Memory device with a common source select line for two memory portions of a logi2020
Programming non-volatile electronic memory device with NAND architecture2020
Electronic memory device having two portions that can be decoupled2019
Memory wear leveling2017
Memory wear leveling2017
Sub-sector wear leveling in memories2017
Sub-sector wear leveling in memories2017