Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sample-and-hold circuit having reduced parasitic diode effects and related methods

Sample-and-hold circuit having reduced parasitic diode effects and related methods

US Patent 6002277 · Granted Dec 14, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for multiplexed amplifiers for brain computer interfaces2025
Systems and methods for mitigation of resistor nonlinearity errors in single or 2018
System and method of dynamic droop for switched mode regulators2016
System and method of predictive current feedback for switched mode regulators2014
Programmable power supply controller and methodology for automatic phase adjustm2012
Method and apparatus for preventing boosting system bus when charging a battery2012
Method and apparatus for preventing boosting system bus when charging a battery2012
Stacked field effect transistor configurations2012
Method and apparatus for preventing boosting system bus when charging a battery2011
Integrated circuit with a subsurface diode2010
Mechanism for providing over-voltage protection during power up of DC-DC convert2009
Method and apparatus for preventing boosting system bus when charging a battery2007