Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS implemented output buffer circuit for providing ECL level signals

CMOS implemented output buffer circuit for providing ECL level signals

US Patent 5999017 · Granted Dec 7, 1999

Estimated economic value: $32,710,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cross coupled cascode voltage controlled oscillator2004
Optimized computation of first and second divider values for a phase locked loop2000
Method of lining a blast furnace1998
Adaptive phase locked loop system with charge pump having dual current output1998
Method of installing a refractory lining1997
Consumable form with degradable lining1996
Method and apparatus for extracting digital information from an asynchronous dat1996
Consumable form with adjustable walls1996
Sigma-delta modulator with improved tone rejection and method therefor1994
Digital-to-analog converter with a flexible data interface1994
Method and apparatus for standby recovery in a phase locked loop1994
Sigma-delta digital-to-analog converter with reduced noise1994