Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architectures for programmable logic devices

Architectures for programmable logic devices

US Patent 5999016 · Granted Dec 7, 1999

Estimated economic value: $43,863,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase-locked loop architecture and clock distribution system2017
Systems and methods for generating a key difficult to clone2016
Phase-locked loop architecture and clock distribution system2016
Methods and apparatus for frame detection2015
PLD architecture for flexible placement of IP function blocks2015
PLD architecture for flexible placement of IP function blocks2015
Phase-locked loop architecture and clock distribution system2014
Partial reconfiguration circuitry2014
PLD architecture for flexible placement of IP function blocks2014
PLD architecture for flexible placement of IP function blocks2014
Apparatus for improving performance of field programmable gate arrays and associ2014
Parallel processing error detection and location circuitry for configuration ran2014