Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test clock modes

Test clock modes

US Patent 5991888 · Granted Nov 23, 1999

Estimated economic value: $2,771,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fuel cell with protection from pressure imbalance2024
Fuel cell with protection from pressure imbalance2023
Structured placement for bit slices2014
System architecture and method for three-dimensional memory2008
Method for fabricating and identifying integrated circuits and self-identifying 2005
Tree decoder structure particularly well-suited to interfacing array lines havin2005
Multi-headed decoder structure utilizing memory array line driver with dual purp2005
Partial selection of passive element memory cell sub-arrays for write operation2003
Method for fabricating and identifying integrated circuits and self-identifying 2003
Partial selection of passive element memory cell sub-arrays for write operations2003
Charge pump circuit2003
Method and apparatus for discharging memory array lines2003