Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhanced signal processing random access memory device utilizing a DRAM memory array integrated with an associated SRAM cache and internal refresh control

Enhanced signal processing random access memory device utilizing a DRAM memory array integrated with an associated SRAM cache and internal refresh control

US Patent 5991851 · Granted Nov 23, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processing systems and methods for molecular memory2010
Electronic junction devices featuring redox electrodes2010
Method for hiding a refresh in a pseudo-static memory2010
Method and circuit for increasing the memory access speed of an enhanced synchro2009
Method for hiding a refresh in a pseudo-static memory with plural DRAM sub-array2008
Enhanced DRAM with embedded registers2008
Processing systems and methods for molecular memory2008
Method for hiding a refresh in a pseudo-static memory2006
Method and circuit for increasing the memory access speed of an enhanced synchro2004
Ferroelectric random access memory configurable output driver circuit2003
Method for reducing the width of a global data bus in a memory architecture2003
Structure and method for hiding DRAM cycle time behind a burst access2002