Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming pairs of transistors, and methods of forming pairs of transistors having different voltage tolerances

Methods of forming pairs of transistors, and methods of forming pairs of transistors having different voltage tolerances

US Patent 5989948 · Granted Nov 23, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

CMP polisher substrate removal control mechanism and method2004
Method for forming strapless anti-fuse structure2002
Integrated circuit manufacture method with aqueous hydrogen fluoride and nitric 2002
Fluid dispensing fixed abrasive polishing pad2002
CMP pad conditioner arrangement and method therefor2001
Manufacture of an integrated circuit isolation structure2001
CMP pad conditioner arrangement and method therefor2001
System and method for residue entrapment utilizing a polish and sacrificial fill2001
Temperature control carrier head for chemical mechanical polishing process2000
IC interconnect formation with chemical-mechanical polishing and silica etching 2000
Metal to amorphous silicon to metal anti-fuse structure2000
Integrated-circuit manufacture method with aqueous hydrogen-fluoride and nitric-1999