Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor architecture scheme and instruction set for maximizing available opcodes and address selection modes

Processor architecture scheme and instruction set for maximizing available opcodes and address selection modes

US Patent 5987583 · Granted Nov 16, 1999

Estimated economic value: $47,413,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storage of machine check exceptions2025
DMA-scatter and gather operations for non-contiguous memory2021
Direct memory access controller2018
Configurable cache for a microprocessor2015
Direct memory access controller2015
Dynamic state configuration restore2014
Processor with assignable general purpose register set2014
Integrated circuit device with two voltage regulators2014
Method for CAN concatenating CAN data payloads2014
Microcontroller with CAN module2014
Direct memory access controller2012
Configurable cache for a microprocessor2011