Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for hiding data path equilibration time

Method and apparatus for hiding data path equilibration time

US Patent 5986955 · Granted Nov 16, 1999

Estimated economic value: $9,449,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of stress-testing an isolation gate in a dynamic random access memory2007
Method of stress-testing an isolation gate in a dynamic random access memory2006
System for testing integrated circuit devices2005
DRAM array and computer system2005
Integrated circuit having conductive paths of different heights formed from the 2004
System for testing integrated circuit devices2004
6F2 DRAM array with apparatus for stress testing an isolation gate and method2004
6F2 DRAM array with apparatus for stress testing an isolation gate and method2003
Method for detecting or repairing intercell defects in more than one array of a 2003
System for testing integrated circuit devices2002
Integrated circuit having conductive paths of different heights formed from the 2002
Method for detecting or preparing intercell defects in more than one array of a 2000