Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-volatile memory array having a plurality of non-volatile memory status cells coupled to a status circuit

Non-volatile memory array having a plurality of non-volatile memory status cells coupled to a status circuit

US Patent 5982665 · Granted Nov 9, 1999

Estimated economic value: $15,283,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interfaces for resolving maintenance activities2020
Method of writing to a NAND memory block based file system with log based buffer2014
Methods and apparatuses for key generation, encryption and decryption in broadca2012
Memory, interface system and method for mapping logical block numbers to physica2002
Memory, interface system and method for mapping logical block numbers to physica2002
Defect management for interface to electrically-erasable programmable read-only 2002
Non-volatile memory array having an index used in programming and erasing2000