Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for reducing latency in layered device driver architectures

System and method for reducing latency in layered device driver architectures

US Patent 5978856 · Granted Nov 2, 1999

Estimated economic value: $308,852,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for removing contaminants from soil2025
Selectively transparent bridge for peripheral component interconnect express bus2019
Opaque bridge for peripheral component interconnect express bus systems2017
Address range decomposition2017
Acoustic panel2017
Hidden base address register programming in peripheral component interconnect ex2016
Opaque bridge for peripheral component interconnect express bus systems2016
Selectively transparent bridge for peripheral component interconnect express bus2016
Rotary and centrifugal driven internal combustion engine2005
Drag reduction assembly for use with a boat hull2000
Decorative anti slip floor covering2000
Method and controller for defect tracking in a redundant array1999