Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Divided bit line system for non-volatile memory devices

Divided bit line system for non-volatile memory devices

US Patent 5973961 · Granted Oct 26, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device and control method thereof2019
Memory device and stress testing method of same2017
Semiconductor wafers, and testing methods thereof2016
Redundant memory content substitution apparatus and method2007
Non-volatile memory architecture to improve read performance2006
Circuit for simulating zero cut-in voltage diode and rectifier having zero cut-i2002
Row decoder for nonvolatile memory having a low-voltage power supply1999
Charge pump system with improved programming current distribution1999
Clock network for field programmable gate array1999
High voltage charge transfer stage1999
Local row decoder for sector-erase fowler-nordheim tunneling based flash memory1999
Space efficient column decoder for flash memory redundant columns1998