Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method of reading cells of an analog memory array, in particular of the flash type

Circuit and method of reading cells of an analog memory array, in particular of the flash type

US Patent 5973959 · Granted Oct 26, 1999

Estimated economic value: $29,147,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In-memory computation device having improved drift compensation2025
Voltage regulator comprising a charge pump circuit2025
Voltage regulator circuit for a switching circuit load2025
Threshold voltage generator circuit and corresponding receiver device2025
In-memory computation system with built-in subtraction mode for handling matrix 2025
Signed and binary weighted computation for an in-memory computation system2025
Voltage regulator circuit for a switching circuit load2024
In-memory computation system with drift compensation circuit2024
Compensated analog computation for an in-memory computation system2024
Positive and negative charge pump control2024
Memory device and method for in-memory computing2023
Memory device and method for in-memory computing2023