{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method for linking a hardware description to an IC layout", "item": "https://www.patentleaderboard.com/patent/5971595"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for linking a hardware description to an IC layout

Method for linking a hardware description to an IC layout

US Patent 5971595 · Granted Oct 26, 1999

Estimated economic value: $77,631,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-die integrated circuit structure with heat sink2015
Detecting a burst error in the frames of a block of data bits2014
Decoder circuit for down-sampling a differential manchester encoding2013
Network media access controller embedded in a programmable device—receive-side c2011
Embedded network media access controller2011
Method and apparatus for providing a protection circuit for protecting an integr2010
Method and apparatus for providing a protection circuit for protecting an integr2010
Network media access controller embedded in an integrated circuit host interface2010
Determining transit time across an asynchronous FIFO memory by measuring fractio2009
Network media access controller embedded in a programmable logic device—transmit2009
Network media access controller embedded in a programmable logic device—host int2009
Network media access controller embedded in a programmable logic device—receive-2008