Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating a field effect transistor having elevated source/drain regions

Method for fabricating a field effect transistor having elevated source/drain regions

US Patent 5967794 · Granted Oct 19, 1999

Estimated economic value: $25,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electro-static discharge protection device2011
MOS type semiconductor device having electrostatic discharge protection arrangem2009
Electro-static discharge protection device2008
MOS type semiconductor device having electrostatic discharge protection arrangem2007
Electrostatic discharge protection device2006
Multifinger-type electrostatic discharge protection element2006
Coaxial probe with cantilever and scanning micro-wave microscope including the s2004
Electrostatic discharge protection device2004
Semiconductor device having raised source-drains and method of fabricating the s2000
Fabrication process of semiconductor device1999
Fabrication process of semiconductor device1998
Manufacturing method of active circuit elements integrated type liquid crystal d1996