Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing an integrated circuit with programmable non-overlapping-clock-edge capability

Method for manufacturing an integrated circuit with programmable non-overlapping-clock-edge capability

US Patent 5966037 · Granted Oct 12, 1999

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Selective power-down for high performance CPU/system2012
Programmable junction field effect transistor and method for programming same2010
Clock generator with programmable non-overlapping-clock-edge capability2010
Clock generator with programmable non-overlapping-clock-edge capability2010
Method for manufacturing a power bus on a chip2009
Selective power-down for high performance CPU/system2009
Clock generator with programmable non-overlapping-clock-edge capability2008
Clock generator with programmable non-overlapping-clock-edge capability2008
Schottky barrier rectifier and method of manufacturing the same2007
Structure and method for enhanced performance in semiconductor substrates2007
Method of manufacturing a Schottky barrier rectifier2007
Method for manufacturing a power bus on a chip2006