Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Execution unit and method for using architectural and working register files to reduce operand bypasses

Execution unit and method for using architectural and working register files to reduce operand bypasses

US Patent 5964862 · Granted Oct 12, 1999

Estimated economic value: $91,221,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Task synchronization for accelerated deep learning2025
Advanced wavelet filtering for accelerated deep learning2025
Placement of compute and memory for accelerated deep learning2025
Dynamic routing for accelerated deep learning2024
Basic wavelet filtering for accelerated deep learning2024
Accelerated deep learning2024
Task activating for accelerated deep learning2023
Control wavelet for accelerated deep learning2023
Data structure descriptors for deep learning acceleration2023
Accelerated deep learning2023
Neuron smearing for accelerated deep learning2022
Microthreading for accelerated deep learning2022