{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Avoiding cache collisions between frequently accessed, pinned routines or data structures", "item": "https://www.patentleaderboard.com/patent/5960454"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Avoiding cache collisions between frequently accessed, pinned routines or data structures

Avoiding cache collisions between frequently accessed, pinned routines or data structures

US Patent 5960454 · Granted Sep 28, 1999

Estimated economic value: $25,907,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for configuring a processor to function as multiple, separate process2025
Techniques for configuring a processor to function as multiple, separate process2024
Techniques for configuring a processor to function as multiple, separate process2023
Techniques for reconfiguring partitions in a parallel processing system2023
Techniques for configuring a processor to function as multiple, separate process2022
Reducing power by vacating subsets of CPUs and memory2020
Implementing thermal remediations in reaction to execution of software2020
Reducing power by vacating subsets of CPUs and memory2019
Characterizing device performance based on user-perceivable latency2018
Power efficient storage management2018
Opportunistically changing display brightness2017
Dynamic memory allocation and relocation to create low power regions2017