Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scheduler design for ATM switches, and its implementation in a distributed shared memory architecture

Scheduler design for ATM switches, and its implementation in a distributed shared memory architecture

US Patent 5959993 · Granted Sep 28, 1999

Estimated economic value: $14,819,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Protocol for allocating upstream slots over a link in a point-to-multipoint comm2019
Protocol for allocating upstream slots over a link in a point-to-multipoint comm2018
Automatic retransmission and error recovery for packet oriented point-to-multipo2017
Supply chain orchestration system with configure-to-order item matching2017
Method and apparatus for improving LTE enhanced packet core architecture using o2015
Protocol for allocating upstream slots over a link in a point-to-multipoint comm2015
Protocol for allocating upstream slots over a link in a point-to-multipoint comm2015
Method and apparatus for offloading packet traffic from LTE network to WLAN usin2015
Dynamic wireless link adaptation2015
Automatic retransmission and error recovery for packet oriented point-to-multipo2015
Integrated self-optimizing multi-parameter and multi-variable point to multipoin2014
Automatic retransmission and error recovery for packet oriented point-to-multipo2014