Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual clocking scheme in a multi-port RAM

Dual clocking scheme in a multi-port RAM

US Patent 5959937 · Granted Sep 28, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device that supports multiple memory configurations2017
System and method for column access in random access memories2001
Multi-port RAM having functionally identical ports2000
Multi-port RAM having functionally identical ports2000
Independent chip select for SRAM and DRAM in a multi-port RAM2000
Independent chip select for SRAM and DRAM in a multi-port RAM2000
Multi-port memory device having masking registers2000
Multi-port memory device having masking registers2000
Addressing system in a multi-port RAM having main and cache memories2000
Voltage pump for integrated circuit and operating method thereof2000
RAM having multiple ports sharing common memory locations1999
RAM having multiple ports sharing common memory locations1999