Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for parallel prediction and computation of massive cancellation in floating point subtraction

Method and apparatus for parallel prediction and computation of massive cancellation in floating point subtraction

US Patent 5954790 · Granted Sep 21, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Execution unit for processing a data stream independently and in parallel2002
Computational structure having multiple stages wherein each stage includes a pai2000
Zero detect for binary difference2000
Calculating the average of two integer numbers rounded towards zero in a single 1999
Calculating A -sign(A) in a single instruction cycle1999
Parallel multiplier that supports multiple numbers with different bit lengths1999
Fused floating-point multiply-and-accumulate unit with carry correction1999
Right-shifting an integer operand and rounding a fractional intermediate result 1999
Method and apparatus for generating an initial estimate for a floating point rec1999
Calculating the average of four integer numbers rounded towards zero in a single1999
Calculating A - sign(A) in a single instruction cycle1999
Calculating 2A+ sign(A) in a single instruction cycle1998