Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › ESD implantation scheme for 0.35 .mu.m 3.3V 70A gate oxide process

ESD implantation scheme for 0.35 .mu.m 3.3V 70A gate oxide process

US Patent 5953601 · Granted Sep 14, 1999

Estimated economic value: $2,758,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-whiteness polyimide microfiber and preparation method thereof and use2025
Dielectric coated plasmonic photoemitter2024
Charge dissipation element for ESD protection2024
Charge dissipation element for ESD protection2023
Electrostatic discharge protection circuit2022
Method and apparatus for integrated circuit layout2018
Method and apparatus for integrated circuit layout2016
Two step molding grinding for packaging applications2015
Semiconductor devices, methods of manufacture thereof, and methods of forming re2015
Semiconductor device including polysilicon resistor and metal gate resistor and 2015
Semiconductor devices, methods of manufacture thereof, and methods of forming re2014
Dihydropteridinone derivatives, preparation process and pharmaceutical use there2014