Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › ESD protection circuit for I/O buffers

ESD protection circuit for I/O buffers

US Patent 5953190 · Granted Sep 14, 1999

Estimated economic value: $6,987,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrical over stress robustness2009
Power on reset circuits2006
High voltage output buffer using low voltage transistors2003
Method of controlling a memory cell refresh circuit using charge sharing2003
Functionality change by bond optioning decoding2003
Optical displacement sensor and torque sensor employing relatively movable slit 2003
Universal logic chip2002
Wired address compare circuit and method2002
Circuit and method for frequency generator control2002
Wired address compare circuit and method2001
Voltage reference source for an overvoltage-tolerant bus interface2001
Voltage reference source for an overvoltage-tolerant bus interface2001