Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interleaved burst address counter with reduced delay between rising clock edge and burst address transfer to memory

Interleaved burst address counter with reduced delay between rising clock edge and burst address transfer to memory

US Patent 5950233 · Granted Sep 7, 1999

Estimated economic value: $11,135,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In-band trick mode control2025
In-band trick mode control2024
In-band trick mode control2022
Content playlist integrity2022
In-band trick mode control2020
In-band trick mode control2018
Server side adaptive bit rate reporting2018
Server side adaptive bit rate reporting2017
In-band trick mode control2016
Server side adaptive bit rate reporting2016
Data boundary manager for addressable advertising2015
Server side adaptive bit rate reporting2014