Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual-edge extended data out memory

Dual-edge extended data out memory

US Patent 5950223 · Granted Sep 7, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storage array circuits and methods for computational memory cells2022
Systems and methods involving data bus inversion memory circuitry, configuration2019
Systems and methods involving data bus inversion memory circuitry, configuration2016
Accelerated multimedia processor2001
Method and structure for refresh operation with a low voltage of logic high in a2000
Self-bootstrapping word-line driver circuit and method2000
Redundancy programming circuit and system for semiconductor memory1999
Adaptive auto refresh1998
DRAM implementation for more efficient use of silicon area1998
DRAM implementation for more efficient use of silicon area1998
Apparatus for masking data bits1992
Page interleaved memory access1991