Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming a line-on-line multi-level metal interconnect structure for use in integrated circuits

Method for forming a line-on-line multi-level metal interconnect structure for use in integrated circuits

US Patent 5937324 · Granted Aug 10, 1999

Estimated economic value: $18,429,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor layout context around a point of interest2024
Simultaneous multi-layer fill generation2020
Simultaneous multi-layer fill generation2017
Model-based design verification2013
Yield profile manipulator2011
Semiconductor fin integration using a sacrificial fin2010
Forming semiconductor fins using a sacrificial fin2010
Feature failure correlation2010
Method for calculating high-resolution wafer parameter profiles2010
Apparatus for wafer patterning to reduce edge exclusion zone2008
Method of isolating sources of variance in parametric data2008
Yield profile manipulator2008