Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models

US Patent 5933356 · Granted Aug 3, 1999

Estimated economic value: $14,788,000

Assignee

Inventors

View full patent text on Google Patents →