Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Computer system for preventing cache malfunction by invalidating the cache during a period of switching to normal operation mode from power saving mode

US Patent 5931951 · Granted Aug 3, 1999

Assignee

Inventors

View full patent text on Google Patents →