Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device having two P-well layout structure

Semiconductor memory device having two P-well layout structure

US Patent 5930163 · Granted Jul 27, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Liquid repellent composition, method for producing same, and article2025
Water- and oil-proofing composition, method for its production, article and wate2025
Yttrium ingot and sputtering target in which the yttrium ingot is used2025
Cr—Si sintered body, sputtering target, and method for producing thin film2024
Cr—Si sintered body2024
Polymer, method for producing same, water- and oil-proofing composition, article2024
Method for producing water/oil repellent composition and method for producing wa2023
Water/oil repellent article, method for its production and water/oil repellent c2022
Exhaust gas-purifying three-way catalyst and method for producing same, and inte2022
Semiconductor storage device2022
Fluorinated copolymer dispersion, method for its production and article2022
Semiconductor storage device2022