Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fused floating-point multiply-and-accumulate unit with carry correction

Fused floating-point multiply-and-accumulate unit with carry correction

US Patent 5928316 · Granted Jul 27, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display substrate and display apparatus2025
Array base plate, display panel and display device2025
Execution unit for processing a data stream independently and in parallel2002
Computational structure having multiple stages wherein each stage includes a pai2000
Computational structure having multiple stages wherein each stage includes a pai2000
Zero detect for binary difference2000
Calculating the average of two integer numbers rounded towards zero in a single 1999
Combined leading one and leading zero anticipator1999
Calculating A -sign(A) in a single instruction cycle1999
Two-bit booth multiplier with reduced data path width1999
Method and apparatus for parallel prediction and computation of massive cancella1999
Parallel multiplier that supports multiple numbers with different bit lengths1999