Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Geometrical layout technique for a circular capacitor within an array of matched capacitors on a semiconductor device

Geometrical layout technique for a circular capacitor within an array of matched capacitors on a semiconductor device

US Patent 5925921 · Granted Jul 20, 1999

Estimated economic value: $41,682,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Temperature sensor peripheral having independent temperature coefficient and off2017
System and method for detection of zero current condition2005
Power regulation system, apparatus, and method for providing regulated power to 2004
System and method for highly phased power regulation2003
System and method for current sensing2003
System and method for detection of zero current condition2003
Time delay circuit which is voltage independent2000
Capacitor array for a successive approximation register (SAR) based analog to di2000
Reference circuit using current feedback for fast biasing upon power-up2000
Precision relaxation oscillator integrated circuit with temperature compensation2000
Driver circuit for low voltage operation of a successive approximation register 2000
IC (current-capacitor) precision oscillator having frequency and duty cycle cont1999