{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "System for enhancing the performance of a circuit by reducing the channel length of one or more transistors", "item": "https://www.patentleaderboard.com/patent/5925913"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for enhancing the performance of a circuit by reducing the channel length of one or more transistors

System for enhancing the performance of a circuit by reducing the channel length of one or more transistors

US Patent 5925913 · Granted Jul 20, 1999

Estimated economic value: $1,833,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-noise arrangement for very-large-scale integration differential input/output2017
Through-core self-test with multiple loopbacks2008
Integrated capacitor2001
Active power supply filter2000
Method of making transistor with selectively doped channel region for threshold 2000
Dynamic latch circuitry2000
System for enhancing the performance of a circuit by reducing the channel length2000
Active power supply filter1999
Latching method1999
High speed dynamic differential logic circuit employing capacitance matching dev1999
Register-based redundancy circuit and method for built-in self-repair in a semic1999
Latching methodology1998