Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Cache memory system having high and low speed and power consumption modes in which different ways are selectively enabled depending on a reference clock frequency

US Patent 5920888 · Granted Jul 6, 1999

Assignee

Inventors

View full patent text on Google Patents →