Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for generating test vectors and validating ASIC designs

Methods and apparatus for generating test vectors and validating ASIC designs

US Patent 5920830 · Granted Jul 6, 1999

Estimated economic value: $183,589,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for efficient calculation and use of reconstructed pixel va2012
CT-Guided system and method for analyzing regions of interest for contraband det2009
Contraband detection system and method using variance data2008
Image-based material decomposition2007
Turbo decoder control for use with a programmable interleaver, variable block le2006
Method and apparatus for monitoring and controlling warning systems2006
System and method for monitoring alignment of a signal lamp2006
System and method for detecting objects with differential operators2006
System and method for statistical design of ultrasound probe and imaging system2006
Method and system for conducting medical imaging transactions2005
Phased array ultrasonic inspection method for industrial applications2004
Turbo decoder with modified input for increased code word length and data rate2004