Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of and apparatus for placing and routing elements of semiconductor integrated circuit having reduced delay time

Method of and apparatus for placing and routing elements of semiconductor integrated circuit having reduced delay time

US Patent 5917729 · Granted Jun 29, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Array processor having reconfigurable data transfer capabilities2010
Method of verifying integrated circuit operation by comparing stored data struct1998
Apparatus for managing software using quantity1998
Semiconductor device having output signal control circuit1997
Semiconductor device1996
Method for producing semiconductor device having via hole1996
Semiconductor device having many lead pins1995
Transistor arrangement for forming basic cell of master-slice type semiconductor1995
Semiconductor integrated circuit having polycell structure and method of designi1995
Testing method, testing circuit and semiconductor integrated circuit having test1995
Coloring composition and production method and use thereof1993
Reference delay generator and electronic device using the same1993