Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronous read channel employing a frequency synthesizer for locking a timing recovery phase-lock loop to a reference frequency

Synchronous read channel employing a frequency synthesizer for locking a timing recovery phase-lock loop to a reference frequency

US Patent 5917668 · Granted Jun 29, 1999

Estimated economic value: $2,043,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Frequency modulated signal cancellation in variable power mode for radar applica2024
Method and apparatus for mitigation of low frequency noise in radar systems2023
Analyzing geotemporal proximity of entities through a knowledge graph2023
Encoding knowledge graph entries with searchable geotemporal values for evaluati2022
Frequency modulated signal cancellation in variable power mode for radar applica2021
Temperature Measurement Circuitry and Method2019
Controller and method for controlling a capacitive touch screen or the like2018
Precision reference circuit and related method2017
Controller and method for controlling a capacitive touch screen or the like2017
Temperature measurement circuitry and system2016
Method and apparatus for determining radial incoherence between servo tracks2015
Method and apparatus for reducing interference2015