Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple bus master computer system employing a shared address translation unit

Multiple bus master computer system employing a shared address translation unit

US Patent 5913923 · Granted Jun 22, 1999

Estimated economic value: $17,202,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Formulation and process for biohydrogen production2019
Strided block transfer instruction2013
Optimized cycle length system and method for improving performance of oil wells2010
System and method for forcing an SRAM into a known state during power-up2008
System and method for debugging highly integrated data processors2003
Processor architecture for virtualizing selective external bus transactions2002
Processor for eliminating external isochronous subsystems1998
Virtual display subsystem in a computer1998
Method of manufacturing free standing perovskite lead scandium tantalate film1993
Method of manufacturing perovskite lead scandium tantalate1991