Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming electrical connections between a semiconductor die and a semiconductor package

Method for forming electrical connections between a semiconductor die and a semiconductor package

US Patent 5911112 · Granted Jun 8, 1999

Estimated economic value: $48,329,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Deep trench capacitors embedded in package substrate2025
Deep trench capacitors embedded in package substrate2023
High density ball grid array (BGA) package capacitor design2021
Conformal heat spreader2006
Semiconductor package with traces routed underneath a die2000
Semiconductor device package including a substrate having bonding fingers within2000
Method for making electrical interconnections between layers of an IC package1999
Semiconductor package having capacitive extension spokes and method for making t1999
Apparatus for forming electrical connections between a semiconductor die and a s1998
Fixture for testing mounting integrity of heat sinks on semiconductor packages, 1994