Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for optimization of multi-level interconnect RC delay

Method for optimization of multi-level interconnect RC delay

US Patent 5910747 · Granted Jun 8, 1999

Estimated economic value: $10,824,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method of limiting access of processors to hardware resources2023
Data processing system having lockstep operation2020
System and method for building configurable designs with hardware description an2011
Method and apparatus for multi-port memory controller2006
Apparatus and method for performing speculative stores2001
Superscalar microprocessor employing a data cache capable of performing store ac2001
Apparatus and method performing speculative stores1999
Superscalar microprocessor employing a data cache capable of performing store ac1999
Data cache which speculatively updates a predicted data cache storage location w1999
Apparatus for speculatively storing and restoring data to a cache memory1998
Load/store unit implementing non-blocking loads for a superscalar microprocessor1998
Digital tone generation based on difference equations1992