Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Plural operand buses of intermediate widths coupling to narrower width integer and wider width floating point superscalar processing core

US Patent 5903772 · Granted May 11, 1999

Estimated economic value: $4,367,000

Assignee

Inventors

View full patent text on Google Patents →