Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power reduction for UART applications in standby mode

Power reduction for UART applications in standby mode

US Patent 5903601 · Granted May 11, 1999

Estimated economic value: $43,056,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Duty cycle optimized prescaler2001
System for arbitrating demand on memory during configuration of a computer add-o1998
Universal asynchronous receive/transmit circuit with flow control1997
Universal asynchronous receive/transmit circuit with flow control1997
Integrated dual bus controller1996
Programmable dual port data unit for interfacing between multiple buses1996
Packet data recovery system1995
Packet data recovery system1995
Programmable glitch filter1994
Programmable glitch filter1994
Time reference signal generation system1991